

Specification for Approval

Customer:	

Model Name:

Supplier Approval			Customer approval
R&D Designed	R&D Approved	QC Approved	
Peter	Peng Jun		



Version: A

2018-01-09

Revision Record

REV NO.	REV DATE	CONTENTS	Note
А	2018-01-09	NEW ISSUE	



Table of Contents

List	Description	Page No.
	Cover	1
	Revision Record	2
	Table of Contents	3
1	Scope	4
2	General Information	4
3	External Dimensions	5
4	Interface Description	6
5	Absolute Maximum Ratings	8
6	DC Characteristics	9
7	Timing Characteristics	10
8	Backlight Characteristics	22
9	Optical Characteristics	23
10	Reliability Test Conditions and Methods	25
11	Inspection Standard	26
12	Handling Precautions	32
13	Precaution for Use	33
14	Packing Method	33



1. Scope

This specification defines general provisions as well as inspection standards for TFT module supplied by AMSON electronics.


If the event of unforeseen problem or unspecified items may occur, naturally shall negotiate and agree to solution.

2. General Information

ITEM	STANDARD VALUES	UNITS
LCD type	5.5'TFT	
Dot arrangement	720×1280	dots
Color filter array	RGB vertical stripe	
Display mode	Normally Black	-
Viewing Direction	80/80/80	
Module size	86.04(W)×144.96(H)×4.75(T)	mm
Active area	68.04(W)×120.96(H)	mm
Dot pitch	0.0945(W)×0.0945(H)	mm
Interface	MIPI	
Operating temperature	-20 ~ +70	°C
Storage temperature	-30 ~ +80	°C
Back Light	14 White LEDS	
Weight	TBD	g



3. External Dimensions



4. Interface Description

NO.	SYMBOL	DISCRIPTION	I/O
1	NC		
2	LEDK	Cathodepinofbacklight.	Р
3	NC		
4	LEDA	Anodepinofbacklight.	Р
5	NC		
6	GND	Ground	Р
7	MIPI_D0N	MIDI DSI differential data pair (Data Japa 0)	I/O
8	MIPI_D0P	 MIPI DSI differential data pair (Data lane 0) 	1/0
9	GND	Ground	Р
10	MIPI_D1N	MIRI DSI differential data pair (Data Japa 1)	
11	MIPI_D1P	 MIPI DSI differential data pair (Data lane 1) 	
12	GND	Ground	Р
13	MIPI_CLN	– MIPI DSI differential data pair .	
14	MIPI_CLP	MIFT DOI Ullierential data pair .	
15	GND	Ground.	Р
16	MIPI_D2N	– MIPI DSI differential data pair (Data lane 2)	
17	MIPI_D2P	Mir i DSi dillerential data pair (Data lane 2)	1
18	GND	Ground	Р
19	MIPI_D3N	– MIPI DSI differential data pair (Data lane 3)	
20	MIPI_D3P	wir'r DSi ullierential data pair (Data lane 3)	1
21	GND	Ground.	Р
22	GND	Ground.	Р
23	NC		
24	GND	Ground.	Р
25	TE	Tearing effect output pin. Leave the pin open when not in use.	0



Version: A

2018-01-09

26	RESET	The external reset input Initializes the chip with a low input .Be sure to execute a power-on reset after supplying power. Fix to IOVCC level when not in use.	I
27	IOVCC	Power supply for I/O pad	I
28	VCI	Power supply for analog circuits.	Ι
29	GND	Ground.	Р
30	GND	Ground.	Р

СТР

NO.	SYMBOL	DISCRIPTION	I/O
1	GND	Ground.	Р
2	NC		
3	VDD	Supply voltage.	Р
4	SCL	I2C clock input.	I
5	SDA	I2C data input and output	I/O
6	INT	External interrupt to the host.	I
7	RST	External Reset, Low is active.	I
8	GND	Ground.	Р

5. Absolute Maximum Ratings

Characteristics	Symbol	Min.	Max.	Unit	
Digital Supply Voltage	VCI	-0.3	7.0	V	
Supply Voltage (Logic)	IOVCC	-0.3	3.8	V	
CTP Supply Voltage	VDD	2.66	3.47	V	
Operating temperature	T _{OP}	-20	+70	°C	
Storage temperature	T _{ST}	-30	+80	°C	

NOTE:

If the absolute maximum rating of even is one of the above parameters is exceeded even momentarily, the quality of the product may be degraded. Absolute maximum ratings, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the range of the absolute maximum ratings.

6. DC Characteristics

6.1 TFT DC Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VCI	2.5	3.3	6.6	V	
Supply Voltage (Logic)	IOVCC	1.65	1.8	3.6	V	
Normal modeCurrent consumption	IDD		31		mA	
	V _{IH}	0.7I _{OVCC}		lovcc	V	
Level input voltage	V _{IL}	-0.3		0.3 I _{OVCC}	V	
	V _{OH}	0.8I _{OVCC}		I _{OVCC}	V	
Level output voltage	V _{OL}	GND		0.2I _{OVCC}	V	

6.2 CTP DC Characteristics

(Ambient temperature:25°C, AVDD=2.8V, VDDIO=1.8V or VDDIO=AVDD)

Item	Min.	Тур.	Max.	Unit	Note
Normal mode operating current		8	14.5	mA	
Green mode operating current		3.3		mA	
Sleep mode operating current	70		120	uA	
Doze mode operating current		0.78		mA	
Digital Input low voltage/VIL	-0.3		0.25*VDD	V	
Digital Input high voltage/VIH	0.75*VDD		VDD+0.3	V	
Digital Output low voltage/VOL			0.15*VDD	V	
Digital Output high voltage/VOH	0.85*VDD			V	



7. Timing Characteristics

7.1 High Speed Mode – Clock Channel Timing




Figure 118: DSI Clock Channel Timing

Table 38: DSI Clock Channel Timing

Signal	Symbol	ymbol Parameter		Max	Unit
CLKP/N	2xUI _{INST}	Double UI instantaneous	4	25	ns
CLKP/N	UI _{INSTA} ,UI _{INSTB} (Note 1)	UI instantaneous Half	2 (Note 2)	12.5	ns

Notes:

1. UI = UIINSTA = UIINSTB

2. Define the minimum value of 24 UI per Pixel, see Table 39.

Table 39:	Limited	Clock	Channel	Sneed
Table Ja.	Linneu	CIUCK	Channel	Speeu

Data type	Two Lanes speed	Three Lanes speed	Four Lanes speed
Data Type = 00 1110 (0Eh), RGB 565, 16 UI per Pixel	566 Mbps	433 Mbps	366 Mbps
Data Type = 01 1110 (1Eh), RGB 666, 18 UI per Pixel	637 Mbps	487 Mbps	412 Mbps
Data Type = 10 1110 (2Eh), RGB 666 Loosely, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps
Data Type = 11 1110 (3Eh), RGB 888, 24 UI per Pixel	850 Mbps	650 Mbps	550 Mbps

7.2 High Speed Mode – Data Clock Channel Timing




Figure 119: DSI Data to Clock Channel Timings

Table 40: DSI Data to Clock Channel Timings

Signal	Symbol	Parameter	Min	Max
DnP/N , n=0 and 1	t _{DS}	Data to Clock Setup time	0.15xUI	-
	t _{DH}	Clock to Data Hold Time	0.15xUI	-



2018-01-09

7.3 High Speed Mode – Rise and Fall Timings




Figure 120: Rising and Falling Timings on Clock and Data Channels

Description	0 milest	O and the law	Specification			
Parameter	Symbol	Condition	Min	Тур	Мах	
Differential Disc Time for Cleak			150 po		0.3UI	
Differential Rise Time for Clock	I DRTCLK	CLKP/N	150 ps	-	(Note)	
Differential Directions for Date		DnP/N	150		0.3UI	
Differential Rise Time for Data	t _{drtdata}	n=0 and 1	150 ps	-	(Note)	
Differential Fall Time for Olash			150		0.3UI	
Differential Fall Time for Clock	t DFTCLK	CLKP/N	150 ps	-	(Note)	
Differential Call Time for Date		DnP/N	150		0.3UI	
Differential Fall Time for Data	UDETDATA	n=0 and 1	150 ps	-	(Note)	

Table 41: Rise and Fall Timings on Clock and Data Channels

Note: The display module has to meet timing requirements, which are defined for the transmitter (MCU) on MIPI D-Phy standard.



7.4Low Speed Mode – Bus Turn Around

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the MCU to the Display Module

(ILI9881C) are illustrated for reference purposes below.





Figure 121: BTA from the MCU to the Display Module

Lower Power Mode and its State Periods on the Bus Turnaround (BTA) from the Display Module (ILI9881C) to the MCU are illustrated for reference purposes below.




Signal	Symbol	Description	Min	Max	Unit
D0P/N	T _{LPXM}	Length of LP-00, LP-01, LP-10 or LP-11 periods MCU → Display Module (ILI9881C)	50	75	ns
D0P/N	T _{LPXD}	Length of LP-00, LP-01, LP-10 or LP-11 periods Display Module (ILI9881C) → MCU	50	75	ns
D0P/N	T _{TA-SURED}	Time-out before the Display Module (ILI9881C) starts driving	T _{LPXD}	2xT _{LPXD}	ns

Table 43: Low Pov	ver State F	Period Timings	– B
-------------------	-------------	----------------	-----

Signal	Symbol	Description	Time	Unit
D0P/N	T _{TA-GETD}	Time to drive LP-00 by Display Module (ILI9881C)	5xT _{LPXD}	ns
D0P/N	T _{TA-GOD}	Time to drive LP-00 after turnaround request - MCU	4xT _{LPXD}	ns



7.5Data Lanes from Low Power Mode to High Speed Mode





Signal	Symbol	Description	Min	Max	Unit
DnP/N, n = 0 and 1	TLPX	Length of any Low Power State Period	50	-	ns
DnP/N, n = 0 and 1	T _{HS-PREPARE}	Time to drive LP-00 to prepare for HS Transmission	40+4xUI	85+6xUI	ns
DnP/N n = 0 and 1	Tuo repuesi	Time to enable Data Lane Receiver line termination		35+4xUI	ns
DnP/N, n = 0 and 1	HS-TERM-EN	measured from when Dn crosses VILMAX	-	3314701	115



7.6Data Lanes from High Speed Mode to Low Power Mode




Figure 124: Data Lanes - High Speed Mode to Low Power Mode Timings

Table 45: Data Lanes - High	Speed Mode to Low Power Mode Timings
Table 45. Data Lanes - righ	Speed mode to Low Fower mode rinnings

Signal	Symbol	Description	Min	Мах	Unit
DnP/N, n = 0 and 1	T _{HS-SKIP}	Time-Out at Display Module (ILI9881C) to ignore transition period of EoT	40	55+4xUI	ns
DnP/N, n = 0 and 1	T _{HS-EXIT}	Time to driver LP-11 after HS burst	100	-	ns



7.7DSI Clock Burst – High Speed Mode to/from Low Power Mode





Figure 125: Clock Lanes - High Speed Mode to/from Low Power Mode Timings

Signal	Symbol	Description	Min	Max	Unit
CLKP/N	T _{CLK-POST}	Time that the MCU shall continue sending HS clock after the last associated Data Lanes has transitioned to LP mode	60+52xUI	-	ns
CLKP/N	T _{CLK-TRAIL}	Time to drive HS differential state after last payload clock bit of a HS transmission burst	60	-	ns
CLKP/N	T _{HS-EXIT}	Time to drive LP-11 after HS burst	100	-	ns
CLKP/N	T _{CLK-PREPARE}	Time to drive LP-00 to prepare for HS transmission	38	95	ns
CLKP/N	T _{CLK-TERM-EN}	Time-out at Clock Lane to enable HS termination	-	38	ns
CLKP/N	T _{CLK-PREPARE} + T _{CLK-ZERO}	Minimum lead HS-0 drive period before starting Clock	300	-	ns
CLKP/N	T _{CLK-PRE}	Time that the HS clock shall be driven prior to any associated Data Lane beginning the transition from LP to HS mode	8xUI	-	ns

Table 46: Clock Lanes - High Speed Mode to/from Low Power Mode Timings
--



7.8 Timing for DSI video mode



BR_{bps} x Lane_{num}

Frame Rate = $\frac{CP}{(VACT+VSA+VBP+VFP) \times (HACT+HSA+HBP+HFP) \times Pixel Format}$ Note:

1. Lane_{num}: Date lane of MIPI-DSI.

2. Pixel Format: Please reference to "4.1DSI System Interface".

3. The formula exists slightly error because of the host-transmission way.

4. The best frame rate setting : 2 data lanes : 50~60 Hz / 3 data lanes : 50~70 Hz / 4 data lanes : 50~70 Hz.

5. Please reference to "Table 39: Limited Clock Channel Speed"



2018-01-09

7.9Reset input timing




Figure 126: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
	tRW	Reset pulse duration	10		uS
RESX	tRT			5 (note 1,5)	mS
		Reset cancel		120 (note 1,6,7)	mS

Notes:

- The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
- 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

•				
RESX Pulse	Action			
Shorter than 5us	Reset Rejected			
Longer than 10us	Reset			
Between 5us and 10us	Reset starts			

- During the Resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the Sleep In mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection can also be applied during a valid reset pulse, as shown below:





Figure 127: Positive Noise Pulse during Reset Low

- 5. When Reset applied during Sleep In Mode.
- 6. When Reset applied during Sleep Out Mode.
- It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

7.10 CTP Timing Characteristic

GT911 provides a standard I2C interface for SCL and SDA to communicate with the host. GT911 always serves as slave device in the system with all communication being initialized by the host. It is strongly recommended that transmission rate be kept at or below 400Kbps. The I2C timing is shown below:



Test condition 1: 1.8V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	thi	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t _{hd1}	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us


Test condition 2: 3.3V host interface voltage, 400Kbps transmission rate, 2K pull-up resistor

Parameter	Symbol	Min.	Max.	Unit
SCL low period	t _{lo}	1.3	-	us
SCL high period	t _{hi}	0.6	-	us
SCL setup time for Start condition	t _{st1}	0.6	-	us
SCL setup time for Stop condition	t _{st3}	0.6	-	us
SCL hold time for Start condition	t hd1	0.6	-	us
SDA setup time	t _{st2}	0.1	-	us
SDA hold time	t _{hd2}	0	-	us




GT911 supports two I2C slave addresses: 0xBA/0xBB and 0x28/0x29. The host can select the address by changing the status of Reset and INT pins during the power-on initialization phase. See the diagram below for configuration methods and timings:


Power-on Timing:



Timing for host resetting GT911:




Timing for setting slave address to 0x28/0x29:



YU DU AMSON ELECTRONICS CO., LTD.



Timing for setting slave address to 0xBA/0xBB:



a) Data Transmission

(For example: device address is 0xBA/0xBB)

Communication is always initiated by the host. Valid Start condition is signaled by pulling SDA line from "high" to "low" when SCL line is "high". Data flow or address is transmitted after the Start condition.

All slave devices connected to I²C bus should detect the 8-bit address issued after Start condition and send the correct ACK. After receiving matching address, GT911 acknowledges by configuring SDA line as output port and pulling SDA line low during the ninth SCL cycle. When receiving unmatched address, namely, not 0XBA or 0XBB, GT911 will stay in an idle state.

For data bytes on SDA, each of 9 serial bits will be sent on nine SCL cycles. Each data byte consists of 8 valid data bits and one ACK or NACK bit sent by the recipient. The data transmission is valid when SCL line is "high".

When communication is completed, the host will issue the STOP condition. Stop condition implies the transition of SDA line from "low" to "high" when SCL line is "high".

b) Writing Data to GT911

(For example: device address is 0xBA/0xBB)





The diagram above displays the timing sequence of the host writing data onto GT911. First, the host issues a Start condition. Then, the host sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.

After receiving ACK, the host sends the 16-bit register address (where writing starts) and the 8-bit data bytes (to be written onto the register).

The location of the register address pointer will automatically add 1 after every Write Operation. Therefore, when the host needs to perform Write Operations on a group of registers of continuous addresses, it is able to write continuously. The Write Operation is terminated when the host issues the Stop condition.

c) Reading Data from GT911

(For example: device address is 0xBA/0xBB)

s	Address_W	A C K	Register_H	A C K	Register_L	A C K	Е	s	Address_R	A C K	Data_1	A C K		Data_n	N A C K	Е
	Set address pointer							►Rea	ıd da	ata <						

Timing for Read Operation

The diagram above is the timing sequence of the host reading data from GT911. First, the host issues a Start condition and sends 0XBA (address bits and R/W bit; R/W bit as 0 indicates Write operation) to the slave device.


After receiving ACK, the host sends the 16-bit register address (where reading starts) to the slave device. Then the host sets register addresses which need to be read.

Also after receiving ACK, the host issues the Start condition once again and sends 0XBB (Read Operation). After receiving ACK, the host starts to read data.

GT911 also supports continuous Read Operation and, by default, reads data continuously. Whenever receiving a byte of data, the host sends an ACK signal indicating successful reception. After receiving the last byte of data, the host sends a NACK signal followed by a STOP condition which terminates communication.



8. Backlight Characteristic



B1 CIRCUIT DIAGRAM

The back-light system is edge-lighting type with 14 chips White LED

ltem	Symbol	MIN	TYP	MAX	UNIT	Test Condition
Supply Voltage	Vf	-	22.4	-	V	lf=40mA
Supply Current	lf	-	40	-	mA	
Luminous Intensity for LCM	-	300	360	-	cd/m ²	lf=40mA
Uniformity for LCM	-	80	-	-	%	lf=40mA
Life Time	-	50000	-	-	Hr	lf=40mA
Backlight Color	White					


Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition: Ta=25±3 $^{\circ}$ C, typical IL value indicated in the above table until the brightness becomes less than 50%. Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25 $^{\circ}$ C and IL=40mA. The LED lifetime could be decreased if operating IL is larger than 40mA. The constant current driving method is suggested.



9. Optical Characteristics


Item	Conditions		Min.	Тур.	Max.	Unit	Note	
	Horizontal	θ∟	-	80	-			
Viewing Angle	TIONZONIA	θR	-	80	-	dograa	(1) (2) (6)	
(CR>10)	Vertical	θт	-	80	-	degree	(1),(2),(6)	
	ventical	θв	-	80	-			
Contrast Ratio	Center		720	900	-	-	(1),(3),(6)	
Response Time	Rising			30	40	ms	(1),(4),(6)	
	Falling		_	30	40			
	Red x			0.6384		-		
	Red y			0.3366		-		
	Green x	Green x		0.3105		-		
CF Color	Green y			0.5988		-	(1) (6)	
Chromaticity (CIE1931)	Blue x		Тур.	0.1430	Тур.	-	(1), (6)	
(0121001)	Blue y		-0.05	0.0551	+0.05	-	-	
	White x			0.3159]	-		
	White y			0.3391	1	-		

Note (1) Measurement Setup: The LCD module should be stabilized at given temp. 25°C for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 15 minutes in a windless room.





Note (2) Definition of Viewing Angle




Note (3) Definition of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression Contrast Ratio (CR) = L63 / L0

CONTRAST RATIO (CR) = L03 / L0

L63: Luminance of gray level 63, L0: Luminance of gray level 0

Note (4) Definition of response time



Note (5) Definition of Transmittance (Module is without signal input) Transmittance = Center Luminance of LCD / Center Luminance of Back Light x 100%

Note (6) Definition of color chromaticity (CIE1931) Color coordinates measured at the center point of LCD



10. Reliability Test Conditions and Methods

NO.	TEST ITEMS	TEST CONDITION	INSPECTION AFTER TEST
	High Temperature Storage	80°C±2°C×96Hours	
	Low Temperature Storage	-30°C±2°C×96Hours	
	High Temperature Operating	70°C±2°C×96Hours	
	Low Temperature Operating	-20°C±2°C×96Hours	Inspection after 2~4hours storage at room temperature, the samples
	Temperature Cycle(Storage)	-20°C \longleftrightarrow 25°C \longleftrightarrow 70°C (30min) (5min) (30min) 1cycle Total 10cycle	 should be free from defects: 1, Air bubble in the LCD. 2, Seal leak. 3, Non-display. 4, Missing segments.
	Damp Proof Test (Storage)	50°C±5°C×90%RH×96Hours	5, Glass crack. 6, Current IDD is twice
	Vibration Test	Frequency:10Hz~55Hz~10Hz Amplitude:1.5M X,Y,Z direction for total 3hours (packing condition test will be tested by a carton)	 higher than initial value. 7, The surface shall be free from damage. 8, The electric characteristic requirements shall be satisfied.
	Drooping Test	Drop to the ground from 1M height one time every side of carton. (packing condition test will be tested by a carton)	
	ESD Test	Voltage:±8KV,R:330Ω,C:150PF,Air Mode,5times	

REMARK:

1, The Test samples should be applied to only one test item.

2, Sample side for each test item is 5~10pcs.

3,For Damp Proof Test, Pure water(Resistance > $10M\Omega$)should be used.

4, In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.

5, EL evaluation should be accepted from reliability test with humidity and temperature: Some defects such as black spot/blemish can happen by natural chemical reaction with humidity and Fluorescence EL has.

6, Failure Judgment Criterion: Basic Specification Electrical Characteristic, Mechanical Characteristic, Optical Characteristic.


11. Inspection Standard 11.1.1 Inspection conditions

Inspection performed under the following conditions is recommended. Temperature: $25\pm5^{\circ}$ Humidity: $65\%\pm10\%$ RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm



11.1.2 Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A + Zone B) which cannot be seen after assembly by customer.) Note:

As a general rule, visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

11.1.3 Sampling Plan

According to GB/T 2828-2003; normal inspection, Class II AQL:

Major defect	Minor defect
0.65	1.5

LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	 No display, Open or miss line Display abnormally, Short Backlight no lighting, abnormal lighting. TP no function 	Major
2	Missing	Missing component	-
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	
4	Color tone	Color unevenness, refer to limited sample	Minor



5	Soldering appearance	Good soldering, Peeling off is not allowed.	
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

11.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack / Broken	(1) The edge of LCD broken	
NOTE: X: Length		X Y Z
Y: Width Z: Height		≤3.0mm <inner border<br="">line of the seal ≤T</inner>
L: Length of ITO, T: Height of LCD	(2)LCD corner broken	$\frac{X + Y}{\leq 3.0 \text{mm}} \leq L \leq T$
	(3) LCD crack	Crack Not allowed



Version: A

2018-01-09

Number	Items		Crit	teria (mm)			
	Spot defect	1 light dot (LCE		· /	e spot ,	light do	ot, pinhole,
		dent, stain)			•	0	_
		Zone	A	cceptable (Qty		
		Size (mm)	А	В		С	
	← →	Ф≤0.10	Ign	ore			
	X	0.10<Φ≤0.25	4(distance	e≧10mm)	lar	oro	
	Φ=(X+Y)/2	0.25<Φ≤0.35	3	3	igi	nore	
		Ф>0.4	()			
		②Dim spot(LC	D/TP/Polarize	er dim dot, I	ight lea	kage、	dark spot)
		Zone	A	cceptable (Qty		
		Size (mm)	А	В		С	
		Ф≤0.1	lgn	ore			
		0.1<Ф≤0.25	4(distance	e≧10mm)	lar	ara	
		0.25<Φ≤0.35	3	3	igi	nore	
2.0		Φ>0.4	()			
		3Polarizer acci	dented spot				-
		Zone	A	cceptable	Qty		
		Size (mm)	А	В		С	
		Ф≤0.2	lgn	ore			
		03<Ф≤0.5	3(distanc	e≧10mm)	lgr	nore	
		Φ>0.5	(0			
		4 Pixel bad poin	-			t)	7
		Zone	Α	cceptable (Qty	Ι	
		Size (mm)	A		В	С	
		Ф≤0.15	Igno	ore			
		0.2<Φ≤0.3	2(distance	≧10mm)	Ign	ore	
		Ф>0.4	1				



Version: A

2018-01-09

		5Polarizer Bubb	le			
		Zone	A	cceptable (Qty	
		Size (mm)	А	В	С	
		Φ≤0.2	Igno	ore		
		0.3<Ф≤0.4	4(distance	e≧10 m)	lanoro	
		0.4<Φ≤0.5	3		Ignore	
		Φ>0.5	1			
	Line defect					- -
	(LCD/TP /Polarizer	Width(mm)	Length(m	Accep	otable Qty	
	black/white	width(mm)	m)	A	ВС	
	line, scratch, stain)	Ф≤0.03	Ignore	Ignore	;	
		0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤2</td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤2	Ignore	
		0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤2</td><td></td><td></td></w≤0.08<>	L≤2.0	N≤2		
		0.08 <w< td=""><td>Def</td><td>ine as spot</td><td>defect</td><td></td></w<>	Def	ine as spot	defect	
		Zone	A	cceptable C	Qty	
	Delerizer	Size (mm)	A	В	С	
3.0	Polarizer Bubble	Φ≤0.2	Igno	re		
		0.2<Φ≤0.4	2(distance	≧10mm)	Ignore	
		0.4<Φ≤0.6	1			
		0.6<Ф	0			
4.0	Electronic Components SMT	Not allow missing mismatch,The p	•			-
5.0	Display color& Brightness	 Color : Measu standard acc Brightness : N e measureme amples. 	cording to th leasuring th	e datashee e brightnes	et or samples ss of White s	s. screen, Th



2018-01-09

		СТР			Acceptable	Qtv
		Cover	Size Φ(mm)	A	B	C
		sensor	Ф≤0.1		nore	
		accidented	0.15<Φ≤0.25		ce≧10mm) Ignore
		black/whit	0.25<Φ≤0.35		3	
		e spot	Φ>0.4		1	
				Ignore(Acce	ptable Qty
			Width(mm)	mm) `	А	B C
		CTP	Ф≤0.05	Ignore		gnore
		Cover scratch	0.05 <w≤0.06< td=""><td>L≤4.0</td><td colspan="2">N≤3</td></w≤0.06<>	L≤4.0	N≤3	
		Scratch	0.07 <w≤0.08< td=""><td>L≤3.0</td><td colspan="2">N≤2</td></w≤0.08<>	L≤3.0	N≤2	
			0.08 <w< td=""><td>De</td><td>fine as spo</td><td>ot defect</td></w<>	De	fine as spo	ot defect
	OTD					
6.0	6.0 CTP					
010			Zor	ie	Acceptab	le Qty
		СТР	Size (mm)		С	
		Cover	Φ≤0.2		Ignor	
		Pinhole/ Lack of ink	0.2<Φ≤0.3	4	(distance≧	≧10mm)
			0.3<Φ≤0.4 Φ>0.4		<u>3</u> 0	
			Ψ20.4		0	
		OTD	Size Φ(mm)		Acceptable	-
		CTP Bonding		A		В
		bubble/	Φ≤0.1		Ignor	
		accidented	0.15<Φ≤0.2	3(0	listance≧´	l0mm)
		spot	0.2<Φ≤0.25		2	
			Φ>0.25		0	
		Assembly deflection	beyond the edge	e of backligh	nt ≤0.2mm	



2018-01-09

CTP cover broken X : length Y : width Z : height	xYz $X \leq 0.5 \text{mm}$ $Y \leq 0.5 \text{mm}$ $Z < \text{cover}$ thickness*Circuitrybrokenisnot allowed.	X
CTP cover broken X : length Y : width Z : height	XYZX≤0.3mmY≤0.3mmZ <lcd </lcd thickness*Circuitrybrokenisallowed.	Z

Criteria (functional items)

Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed



12. Handling Precautions

12.1 Mounting method

The LCD panel of AMSON TFT module consists of two thin glass plates with polarizes which easily be damaged. And since the module in so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent

[Recommended below] and wipe lightly

- Isopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (Cl) , Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happen by miss-handling or using some materials such as Chlorine (CI), Sulfur (S) from customer, Responsibility is on customer.

12.3 Caution against static charge

The LCD module use C-MOS LSI drivers, so we recommended that you:

Connect any unused input terminal to power or ground, do not input any signals before power is turned on, and ground your body, work/assembly areas, and assembly equipment to protect against static electricity.

12.4 packing

- Module employs LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

12.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage then the limit cause the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature then the operating temperature range and on the other hand at higher temperature LCD's how dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- Slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.

Usage under the maximum operating temperature, 50%Rh or less is required.

Version: A



12.6 storing

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.
 [It is recommended to store them as they have been contained in the inner container at the time of delivery from us

12.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water

13. Precaution for Use

13.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

13.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification
- When a new problem is arisen which is not specified in this specifications
- When an inspection specifications change or operating condition change in customer is reported to AMSON TFT , and some problem is arisen in this specification due to the change
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

14. Packing Method TBD