

TIMING CHARACTERISTICS

AC Characteristics (VSS=0V, VDD=4.5V to 5.0V, Ta=0 to 50)

Mode	Characteristics	Symbol	Min.	Тур.	Max.	Unit
	E Cycle Time	tc	1200	-	-	ns
e	E Rise/Fall Time	tr,tf	-	-	25	ns
Write Mode	E Pulse Width (High,Low)	tw	140	-	-	ns
te N	R/W And RS Setup Time	tsu1	0	-	-	ns
Vrit	R/W And RS Hold Time	t H1	10	-	-	ns
	Data Setup Time	tsu2	40	-	-	ns
	Data Hold Time	t _{H2}	10	-	-	ns
	E Cycle Time	tc	1200	-	-	ns
	E Rise /Fall Time	tr,tf	-	-	25	ns
lode	E Pulse Width(High , Low)	tw	140	-	-	ns
d M	R/W And RS Setup Time	tsu	0	-	-	ns
Read Mode	R/W And RS Hold Time	tн	10	-	-	ns
	Data Setup Time	tD	-	-	100	ns
	Data Hold Time	t DH	10	-	-	ns

Read/Write Timing Chart





Commands

		In	structi	on co	de							Execution		
Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB	1 DB	0	Description		Time(fosc is 270 kHz)
Clear Display	0	0	0	0	0	0	0	0	0	1		Write"20H"toDDRAM.and se DDRAM address to"00H" fro		1.53mS
Return Home	0	0	0	0	0	0	0	0	1	*	fi O	Set DDRAM address to "00H from AC and return cursor to original position if shifted. The contents of DDRAM are	its	1.53mS
Entry Mode	0	0	0	0	0	0	0	1	I/D	o s	a	Assign cursor moving direction of make shift of entire displayers of the shift of entire displayers of the second		39 µS
Display ON/OFF	0	0	0	0	0	0	1	D	С	В	c	Set display(D), cursor(C),an cursor(B) on/off Control bit .	d blinking of	39 µS
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Set cursor moving and display Shift control bit, and the Direction, without changing DDRAM data.			39 µS
Function Set	0	0	0	0	1	DL	N	F	*	*	b li	Set interface data length (DL: bit/8-bit),numbers of displ line(N:1-line/2-line),display fo type(F:5*8 dots/5*11 dots)		39 µS
Set CG RAM Address	0	0	0	1	AC5	AC4	AC3	AC2	AC	1 AC	0	Set CGRAM address in addre	SS	39 µS
Set DD RAM Address	0	0	1	AC6	AC5	AC4	AC3	AC2	AC	1 AC	01	Set CGRAM address in addre Counter .	SS	39 µS
Read Busy Flag and Address	0	1	BF	AC6	AC5	AC4	AC3	AC2	AC	1 AC	$0 \frac{C}{B}$	Whether during internal Operation or not cat be known By reading BF . The contents Address counter can also be r	of	0 μS
Write Data to ram	1	0	D7	D6	D5	D4	D3	D2	D1	D0		Write data into internal RAM DDRAM/CGRAM) .		43 µS
Read Data From RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0		Read data from internal RAM DDRAM/CGRAM) .	[43 µS
			С	ode								Description	Executed 7	Time (max)
I/D=1 : Increm	ment			DL	=0:4-b	it						: Display Data RAM	fcp or fose=250	
I/D=0 : Decre					1 : 2 li							Character Generator RAM	However, when	Frequency
S=1 : With di					0:1 li					ACG:CGRAM Address			changes,	
S/C=1: Displ	-			-	execution time	also changes								
$S/C=0$: Cursor movement $F=0: 5 \times 8$ dotscursor address. $R/L=1:$ Shift to the right $BE=1.$ Internel operation isAC: Address Counter, used for 1					EX	2701-11-								
		-		BF	=1:Inte	ernal oj	peratio	n is				ress Counter, used for both	if fcp or fose is	
R/L=0 : Shift DL=1 : 8-bit	to the	left			ng perf =0 : In			eptable		* : Inv		and CGRAM 1.	40µs × 250/270	= <i>3</i> /µs

COMMANDS DESCRIPTION Clear Display

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address , and set DDRAM Address to "00H" into AC (address counter). Return cursor to the original status .namely , bring the Cursor to the left edge on first line of the display . Make entry mode increment (I/D="1").

Return Home

_	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
	0	0	0	0	0	0	0	0	1	*

Return Home is cursor return home instruction . Set DDRAM address to "00H" into the address Counter . Return cursor to its original site and return display to its original status, if shifted . Content of DDRAM is not changed .

Entry Mode Set

 RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display .

I/D : Increment/ decrement of DDRAM address (cursor or blink)

When I/D= "High", cursor/blink moves to right and DDRAM address is increased by 1. When I/D= "Low", cursor/blink moves to left and DDRAM address is increased by 1. *CGRAM operates the same as DDRAM, when read from or write to CGRAM.

S : Shift of entire display

When DDRAM read (CGRAM read/write) operation or S = "Low", shift of entire display is not performed. If S = "High" and DDRAM write operation, shift of entire display is performed according to I/D value (I/D ="1", shift left, I/D = "0": shift right).

Display ON/OFF Control

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	0	1	D	С	В

Control display/cursor/blink ON/OFF 1 bit register .

D : Display ON/OFF control bit

When D = "High", entire display is turned on.

When D = "Low", display is turned off, but Display data is remained in DDRAM.

C: Cursor ON/OFF control bit

When C ="High", cursor is turned on.

When C = "Low", cursor is disappeared in current display, but I/D register remains its data. **B** : Cursor Blink ON/OFF control bit

When B = "High", cursor blink is on, that performs alternate between all the high data and When B = "Low", blink is off.

Cursor or Display Shift

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	1	S/C	R/L	*	*

Without writing or reading of display data, shift right /left cursor position or display.

This instruction is used to correct or search display data . (Refer to Table 4) During 2-line mode display , cursor moves to the 2^{nd} line after 40^{th} digit of 1^{st} line .

Note that display shift is performed simultaneously in all the line.

When displayed data is shifted repeatedly, each line shifted individually.

When display shift is performed, the contents of address counter are not changed.

S/C	R/L	Operation
0	0	Shift cursor to the left, AC is decreased by 1.
0	1	Shift cursor to the right, AC is increased by 1.
1		Shift all of the display to the left, cursor moves according to the display.
1	1	Shift all of the display to the right, cursor moves according to the display.

Function Set

RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
0	0	0	0	0	DL	Ν	F	*	*

DL : Interface data length control bit

When DL = "High", it means 8-bit bus mode with MPU.

When DL = "Low", it means 4-bit mode with MPU. So to speak, DL is a signal to select 8-bit Or 4-bit bus mode. When 4-bit bus mode, it needs to transfer 4-bit data by two times.

N : Display line number control bit

When N = "Low", it means 1-line display mode.

When N = "High", 2-line display mode is set.

F : Display font type control bit

When $\overline{F} =$ "Low", it means 5*8 dots format display mode

When F = "High", 5*11 dots format display mode.

Set CG RAM Address

	R/W	-	-	-		-			-
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0

Set CGRAM address to AC .

This instruction makes CGRAM data available from MPU .

Set DD RAM Address

 	R/W		-	-		-			-
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0

Set DDRAM address to AC .

This instruction makes DDRAM data available from MPU.

When 1-line display mode (N=0), DDRAM address is from "00H" to "4FH".

In 2-line display mode (N = 1) , DDRAM address in the 1^{st} line is from "00H" to "27H" , and DDRAM address in the 2^{nd} line is from "40H" to "67H" .

Read Busy Flag and Address

110	R/W						225		
0	1	BF	AC6	AC5	AC4	AC3	AC2	AC1	AC0

This instruction shows whether KS0066U is in internal operation or not . If the resultant BF is High ,

It means the internal operation is in progress and you have to wait until BF to be Low , and then the Next instruction can be performed . In this instruction you can read also can read also the value of address counter .

Write Data RAM

 RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Write binary 8-bit data to DDRAM/CGRAM .

The selection of RAM form DDRAM, CGRAM, is set by the previous address set instruction : DDRAM address set, CGRAM address set. RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased/decreased by 1, according to the entry mode.

Read Data to RAM

	R/W	-	-	-		-			-
1	0	D7	D6	D5	D4	D3	D2	D1	D0

Read binary 8-bit data from DDRAM/CGRAM .

The selection of RAM is set by the previous address set instruction . If address set instruction of RAM is not performed before this instruction , the data that read first is invalid , because the Direction of AC is not determined . If you read RAM data several times without RAM address set instruction before read operation , you can get correct RAM data from the second , but the first data would be incorrect , because there is no time margin to transfer RAM data .

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address Counter is automatically increased/decreased by 1 according to the entry mode .After CGRAM read Operation, display shift may not be executed correctly.

NOTE : In case of RAM write operation , after this AC is increased/decreased by 1 like read Operation . In this time , AC indicates the next address position , but you can read only the previous Data by read instruction .

DD RAM ADDRESSING

For 10*4 Display

	1	2	3	4	5	6	7	8	9	10
Character	00	01	02	03	04	05	06	07	08	09
DD RAM Address	40	41	42	43	44	45	46	47	48	49
	0A	0B	0C	0D	0E	0F	10	11	12	13
	5A	5B	5C	5D	5E	5F	50	51	52	53

For 16*1 Display

Character DD RAM	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Address	00	01	02	03	04	05	06	07	40	41	42	43	44	45	46	47

For 16*2 or 8*2 Display

Classication	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Character DD RAM	00	01	02	03	04	05	06	07	8	9	0A	0B	0C	0D	0E	0F
Address	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F

For 16*4 Display

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
	00	01	02	03	04	05	06	07	08	09	0A	0B	0C	0D	0E	0F
Character DD RAM	40	41	42	43	44	45	46	47	48	49	4A	4B	4C	4D	4E	4F
Address	10	11	12	13	14	15	16	17	18	19	1A	1 B	1C	1D	1E	1F
	50	51	52	53	54	55	56	57	58	59	5A	5B	5C	5D	5E	5F

For 20*2 Display

Character	1	2	3	4	5	6	7	8	9	10	 	17	18	19	20
DD RAM	00	01	02	03	04	05	06	07	08	09	 	10	11	12	13
Address	40	41	42	43	44	45	46	47	48	49	 	50	51	52	53

Model No: Controller-XB

For 20*4 Display

Characte DD RAM Address

	1	2	3	4	5	6	7	8	9	10	 	17	18	19	20
er	00	01	02	03	04	05	06	07	08	09	 	10	11	12	13
M s	40	41	42	43	44	45	46	47	48	49	 	50	51	52	53
	14	15	16	17	18	19	1A	1B	1C	1D	 	24	25	26	27
	54	55	56	57	58	59	5A	5B	5C	5D	 	64	65	66	67

For 40*2 Display

Character	1	2	3	4	5	6	7	8	9	10	 	37	38	39	40
DD RAM	00	01	02	03	04	05	06	07	08	09	 	24	25	26	27
Address	40	41	42	43	44	45	46	47	48	49	 	64	65	66	67

For 40*4 Display

	Е	1	2	3	4	5	6	7	8	9	10	 	37	38	39	40
Character	E 1	00	01	02	03	04	05	06	07	08	09	 	24	25	26	27
DD RAM Address	E1	40	41	42	43	44	45	46	47	48	49	 	64	65	66	67
	EO	00	01	02	03	04	05	06	07	08	09	 	24	25	26	27
	E2	40	41	42	43	44	45	46	47	48	49	 	64	65	66	67

Model No: Controller-XB

	C	G]	RA	M	Μ	AI	PPI		r J															1
					Cod data				C	GF	RAM	/I Ad	ldres	SS			(acter 8 RA			5		
7 Hig	6 gh	5	4	3	2	1 L	0 .ow		5 Hig	4 gh	3	2	1 Lo	0 w		7 Hig	6 gh	5	4	3	2	1 Le	0 ow	
0	0	0	0	*	0	0	0		0	0	0	0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0		*	*	*	0 1 0 0 1 0 0 0 0	1 0 1 1 0 0 0 0	1 0 1 0 1 0 0 0 0	0 1 0 0 1 0 0 0	0 0 0 0 0 0 0 0 0	Character Pattern Cursor
0	0	0	0	*	0	0	1		0	0	1	0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1		*	*	*	$ \begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ \end{array} $	1 0 0 0 0 0 1 0	1 0 1 1 1 0 1 0	1 0 1 0 0 1 1 0	1 1 1 1 1 1 1 0	Character Pattern Cursor
	•••••	•••••	•••••	•••••			• • • • • • •	•			•••••		•••••	•••••••••••••••••••••••••••••••••••••••	•••••	•••••				•••••			•••••	
0	0	0	0	*	1	1	1		1	1	1	0 0 0 1 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1 0		*	*	*	$ \begin{array}{c} 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 0 \\ \end{array} $	1 0 1 0 0 0 1 0	1 0 1 0 1 0 1 0	1 0 0 1 0 1 0	1 1 1 1 1 1 1 0	Character Pattern Cursor

CHARACTER FONT TABLE

Vipper																
4 bit Lower 0 bit	1111	LLLB	LLHL	LLHH	LEUL	LHILH	LHHL	LHHH	HLLL	ншн	HLHL	нінн	HHEL	HHLH	ннні.	нннн
LLLL																
LLLH																
LLHL						B							•	₽	8	
LLHH						8										¥
LHLL																60
LHLR													T		ŋ	
снис			8.	6		U					Ħ			₿	8	
LHHH				P		L.										
HLLL							F									
HLLH			Þ		I											
HLHL						æ										
HLHH															62	
HHLL																
HHLR									1						π	
HHHL							m						B	R	P	5
аннн																