



# Specification for Approval

Customer: \_\_\_\_\_

Model Name: \_\_\_\_\_

Supplier Approval			Customer approval
R&D Designed	R&D Approved	QC Approved	
<i>Peter</i>	<i>Peng Jun</i>		



## Table of Contents

List	Description	Page No.
	Cover	1
	Revision Record	2
	Table of Contents	3
1	Scope	4
2	General Information	4
3	External Dimensions	5
4	Interface Description	6
5	Absolute Maximum Ratings	8
6	Electrical Characteristics	8
7	Timing Characteristics	8
8	Backlight Characteristics	15
9	Optical Characteristics	16
10	Reliability Test Conditions and Methods	18
11	Inspection Standard	19
12	Handling Precautions	23
13	Precaution for Use	24
14	Packing Method	24

## 1. Scope


This specification defines general provisions as well as inspection standards for TFT module supplied by AMSON electronics.

If the event of unforeseen problem or unspecified items may occur, naturally shall negotiate and agree to solution.

## 2. General Information

ITEM	STANDARD VALUES	UNITS
LCD type	2.8" TFT	--
Dot arrangement	240(RGB)×320	dots
Color filter array	RGB vertical stripe	--
Display mode	TN / Transmission / Normally White	--
Gray scale inversion Direction	12 o'clock	--
Viewing Direction	6 o'clock	--
TFT Driver IC	ILI9341V	--
CTP Driver IC	FT6336U	
Module size	50.20(W)×69.3(H)×3.76Max(T)	mm
Active area	43.2(W)×57.6(H)	mm
Dot pitch	0.18(W)×0.18(H)	mm
Interface	4-lines_8bit / 3-lines_9bit SPI 8-/ 9-/16-/18-bit 8080-series system interface 6-/16-/18-bit RGB interface	--
Operating temperature	-20 ~ +70	°C
Storage temperature	-30 ~ +80	°C
Back Light	4 White LED In Parallel	--

## 3. External Dimensions



## 4. Interface Description

### LCM

Pin	Symbol	Description.																																																																														
1	LEDK	LED backlight (Cathode).																																																																														
2	LEDA	LED backlight (Anode).																																																																														
3	LEDA	LED backlight (Anode).																																																																														
4	LEDA	LED backlight (Anode).																																																																														
5	LEDA	LED backlight (Anode).																																																																														
6	IM0	System interface Mode																																																																														
		<table border="1"> <thead> <tr> <th>IM3</th> <th>IM2</th> <th>IM1</th> <th>IM0</th> <th>Interface mode</th> <th>DB Pin</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>i80-system 8-bit interface I</td> <td>DB[7:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>0</td> <td>1</td> <td>i80-system 16-bit interface I</td> <td>DB[15:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>i80-system 9-bit interface I</td> <td>DB[8:0]</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1</td> <td>i80-system 18-bit interface I</td> <td>DB[17:0]</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>3-wires_9-bit SPI I</td> <td>CSX,SDA,SCL</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>0</td> <td>4-wires_8-bit SPI I</td> <td>CSX,RS,SDA,SCL</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>i80-system 16-bit interface II</td> <td>DB[17:10],DB[8:1]</td> </tr> <tr> <td>1</td> <td>0</td> <td>0</td> <td>1</td> <td>i80-system 8-bit interface II</td> <td>DB[17:10]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>0</td> <td>i80-system 18-bit interface II</td> <td>DB[17:0]</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>1</td> <td>i80-system 9-bit interface II</td> <td>DB[17:9]</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>1</td> <td>3-wires_9-bit SPI II</td> <td>CSX,SDI,SDO,SCL</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>4-wires_8-bit SPI II</td> <td>CSX,D/CX,SDI,SDO,SCL</td> </tr> </tbody> </table>	IM3	IM2	IM1	IM0	Interface mode	DB Pin	0	0	0	0	i80-system 8-bit interface I	DB[7:0]	0	0	0	1	i80-system 16-bit interface I	DB[15:0]	0	0	1	0	i80-system 9-bit interface I	DB[8:0]	0	0	1	1	i80-system 18-bit interface I	DB[17:0]	0	1	0	1	3-wires_9-bit SPI I	CSX,SDA,SCL	0	1	1	0	4-wires_8-bit SPI I	CSX,RS,SDA,SCL	1	0	0	0	i80-system 16-bit interface II	DB[17:10],DB[8:1]	1	0	0	1	i80-system 8-bit interface II	DB[17:10]	1	0	1	0	i80-system 18-bit interface II	DB[17:0]	1	0	1	1	i80-system 9-bit interface II	DB[17:9]	1	1	0	1	3-wires_9-bit SPI II	CSX,SDI,SDO,SCL	1	1	1	0	4-wires_8-bit SPI II	CSX,D/CX,SDI,SDO,SCL
IM3	IM2	IM1	IM0	Interface mode	DB Pin																																																																											
0	0	0	0	i80-system 8-bit interface I	DB[7:0]																																																																											
0	0	0	1	i80-system 16-bit interface I	DB[15:0]																																																																											
0	0	1	0	i80-system 9-bit interface I	DB[8:0]																																																																											
0	0	1	1	i80-system 18-bit interface I	DB[17:0]																																																																											
0	1	0	1	3-wires_9-bit SPI I	CSX,SDA,SCL																																																																											
0	1	1	0	4-wires_8-bit SPI I	CSX,RS,SDA,SCL																																																																											
1	0	0	0	i80-system 16-bit interface II	DB[17:10],DB[8:1]																																																																											
1	0	0	1	i80-system 8-bit interface II	DB[17:10]																																																																											
1	0	1	0	i80-system 18-bit interface II	DB[17:0]																																																																											
1	0	1	1	i80-system 9-bit interface II	DB[17:9]																																																																											
1	1	0	1	3-wires_9-bit SPI II	CSX,SDI,SDO,SCL																																																																											
1	1	1	0	4-wires_8-bit SPI II	CSX,D/CX,SDI,SDO,SCL																																																																											
7	IM1																																																																															
8	IM2																																																																															
9	IM3																																																																															
10	NRESET	Reset input pin, Active "L".																																																																														
11	VSYNC	Vertical sync signal in RGB I/F.																																																																														
12	HSYNC	Horizontal sync signal in RGB I/F.																																																																														
13	DOTCLK	Pixel clock signal in RGB I/F.																																																																														
14	ENABLE	Data enable signal in RGB I/F mode																																																																														
15	D17	18-bit parallel bi-directional data bus for MPU- I system: 8-bit I/F: DB [7:0] is used. 9-bit I/F: DB [8:0] is used. 16-bit I/F: DB [15:10] is used. 18-bit I/F: DB [17:0] is used.																																																																														
16	D16																																																																															
17	D15																																																																															
18	D14																																																																															
19	D13																																																																															
20	D12																																																																															
21	D11																																																																															
22	D10																																																																															
23	D9																																																																															
24	D8																																																																															
25	D7	18-bit parallel bi-directional data bus for MPU- II system: 8-bit I/F: DB [17:10] is used. 9-bit I/F: DB [17:9] is used. 16-bit I/F: DB [17:10] and DB [8:1] is used. 18-bit I/F: DB [17:0] is used.																																																																														
26	D6																																																																															
27	D5																																																																															
28	D4																																																																															
29	D3	18-bit input data bus for RGB I/F. 6-bit/pixel: DB[5:0] is used; 16-bit/pixel: DB[17:13]=R[4:0], DB[11:6]=G[5:0] and DB[5:1]=B[4:0]; 18-bit/pixel: DB[17:12]=R[5:0], DB[11:6]=G[5:0] and DB[5:0]=B[5:0]; Connect unused pins to GND.																																																																														
30	D2																																																																															
31	D1																																																																															

32	D0	
33	SDO	Serial output signal in SPI I/F.
34	SDI_SDA	Serial input signal in SPI I/F.
35	RDX	Reads strobe signal to write data when RDX is "Low" in MPU interface.
36	WRX_D/CX	MCU: Serves as a write signal and writes data at the rising edge. 4-line SPI: Serves as command or parameter select.
37	D/CX_SCL	Display data / command selection in 80-series MPU I/F. D/CX ="0": Command      D/CX ="1": Display data. SPI: This pin is used serial interface clock in SPI.
38	CSX	Chip select input pin ("Low" enable) in MPU I/F and SPI I/F.
39	TE	Tearing effect output pin to synchronize MPU to frame writing.
40	IOVCC	I/O power supply.
41	IOVCC	I/O power supply.
42	VCI	System power supply.
43	GND	Power ground
44	NC	No connection
45	NC	
46	NC	
47	NC	
48	GND	Power ground
49	GND	Power ground
50	GND	Power ground

## CTP

PIN NO.	PIN NAME	
1	TPGND	CTP Power ground
2	TP_RESET	CTP reset pin. Active low to enter reset state.
3	TP_INT	CTP interruption signal.
4	TP_SDA	CTP I <sup>2</sup> C_data
5	TP_SCL	CTP I <sup>2</sup> C_clock.
6	TP_VCC	CTP Digital Power.

## 5. Absolute Maximum Ratings


Item	Symbol	Min.	Max.	Unit
Logic Supply Voltage	VDDI	-0.3	4.6	V
Analog Supply Voltage	VCI	-0.3	4.6	V
CTP Digital Power.	TP_VCC	2.8	3.6	
Input Voltage	Vin	-0.3	VDDI+0.3	V
Operating Temperature	TOP	-20	70	°C
Storage Temperature	TST	-30	80	°C
Storage Humidity	HD	20	90	%RH

## 6. DC Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Remark
Logic Supply Voltage	VDDI	2.6	3.0	3.3	V	-
Analog Supply Voltage	VCI	2.5	2.8	3.3	V	-
CTP Digital Power.	TP_VCC	-	3.3	-		
Input High Voltage	V <sub>IH</sub>	0.7VDDI	-	VDDI	V	Digital input pins
Input Low Voltage	V <sub>IL</sub>	GND	-	0.3VDDI	V	Digital input pins
Output High Voltage	V <sub>OH</sub>	0.8VDDI	-	VDDI	V	Digital output pins
Output Low Voltage	V <sub>OL</sub>	GND	-	0.2VDDI	V	Digital output pins
I/O Leak Current	ILI	-0.1	-	0.1	uA	-

## 7. Timing Characteristics


### 7.1 Reset Timing Characteristics



Symbol	Parameter	Related pins	Min.	Typ.	Max.	Note	Unit
t <sub>RESW</sub>	Reset low pulse width <sup>(1)</sup>	RESX	10	-	-	-	µs
t <sub>REST</sub>	Reset complete time <sup>(2)</sup>	-	5	-	-	When reset is applied during Sleep In mode	ms
		-	120	-	-	When reset is applied during Sleep Out mode	ms




## 7.2 i80-System Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
DCX	t <sub>ast</sub>	Address setup time	0	-	ns	
	t <sub>ah</sub>	Address hold time (Write/Read)	0	-	ns	
CSX	t <sub>ch</sub>	CSX "H" pulse width	0	-	ns	
	t <sub>cs</sub>	Chip Select setup time (Write)	15	-	ns	
	t <sub>rcs</sub>	Chip Select setup time (Read ID)	45	-	ns	
	t <sub>rcsfm</sub>	Chip Select setup time (Read FM)	355	-	ns	
	t <sub>csf</sub>	Chip Select Wait time (Write/Read)	10	-	ns	
WRX	t <sub>wc</sub>	Write cycle	66	-	ns	
	t <sub>wrh</sub>	Write Control pulse H duration	15	-	ns	
	t <sub>wrl</sub>	Write Control pulse L duration	15	-	ns	
RDX (FM)	t <sub>rcfm</sub>	Read Cycle (FM)	450	-	ns	
	t <sub>rdhfm</sub>	Read Control H duration (FM)	90	-	ns	
	t <sub>rdlfm</sub>	Read Control L duration (FM)	355	-	ns	
RDX (ID)	t <sub>rc</sub>	Read cycle (ID)	160	-	ns	
	t <sub>rdh</sub>	Read Control pulse H duration	90	-	ns	
	t <sub>rdl</sub>	Read Control pulse L duration	45	-	ns	
D[17:0], D[17:10]&D[8:1], D[17:10], D[17:9]	t <sub>dst</sub>	Write data setup time	10	-	ns	For maximum CL=30pF For minimum CL=8pF
	t <sub>dht</sub>	Write data hold time	10	-	ns	
	t <sub>rat</sub>	Read access time	-	40	ns	
	t <sub>ratfm</sub>	Read access time	-	340	ns	
	t <sub>rodh</sub>	Read output disable time	20	80	ns	

## 7.3 Display Serial Interface Timing Characteristics (3-line SPI system)




Signal	Symbol	Parameter	min	max	Unit	Description
SCL	tscycw	Serial Clock Cycle (Write)	100	-	ns	
	tshw	SCL "H" Pulse Width (Write)	40	-	ns	
	tslw	SCL "L" Pulse Width (Write)	40	-	ns	
	tscycr	Serial Clock Cycle (Read)	150	-	ns	
	tshr	SCL "H" Pulse Width (Read)	60	-	ns	
	tslr	SCL "L" Pulse Width (Read)	60	-	ns	
SDA / SDI (Input)	tsds	Data setup time (Write)	30	-	ns	
	tsdh	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	tacc	Access time (Read)	10	-	ns	
	toh	Output disable time (Read)	10	50	ns	
CSX	tsc	SCL-CSX	20	-	ns	
	tchw	CSX "H" Pulse Width	40	-	ns	
	tcss	CSX-SCL Time	60	-	ns	
			65	-	ns	

## 7.4 Display Serial Interface Timing Characteristics (4-line SPI system)



Signal	Symbol	Parameter	min	max	Unit	Description
CSX	$t_{css}$	Chip select time (Write)	40	-	ns	
	$t_{csh}$	Chip select hold time (Read)	40	-	ns	
SCL	$t_{wc}$	Serial clock cycle (Write)	100	-	ns	
	$t_{wrh}$	SCL "H" pulse width (Write)	40	-	ns	
	$t_{wrl}$	SCL "L" pulse width (Write)	40	-	ns	
	$t_{rc}$	Serial clock cycle (Read)	150	-	ns	
	$t_{rdh}$	SCL "H" pulse width (Read)	60	-	ns	
	$t_{rdl}$	SCL "L" pulse width (Read)	60	-	ns	
D/CX	$t_{as}$	D/CX setup time	10	-		
	$t_{ah}$	D/CX hold time (Write / Read)	10	-		
SDA / SDI (Input)	$t_{ds}$	Data setup time (Write)	30	-	ns	
	$t_{dh}$	Data hold time (Write)	30	-	ns	
SDA / SDO (Output)	$t_{acc}$	Access time (Read)	10	-	ns	For maximum $CL=30pF$
	$t_{od}$	Output disable time (Read)	10	50	ns	For minimum $CL=8pF$

## 7.5 Parallel 18/16/6-bit RGB Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC / HSYNC	tSYNCS	VSYNC/HSYNC setup time	15	-	ns	18/16-bit bus RGB interface mode
	tSYNCH	VSYNC/HSYNC hold time	15	-	ns	
DE	tENS	DE setup time	15	-	ns	
	tENH	DE hold time	15	-	ns	
D[17:0]	tPOS	Data setup time	15	-	ns	
	tPDH	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level period	15	-	ns	
	PWDL	DOTCLK low-level period	15	-	ns	
	tCYCD	DOTCLK cycle time	100	-	ns	
	trgbr, trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns	
VSYNC / HSYNC	tSYNCS	VSYNC/HSYNC setup time	15	-	ns	6-bit bus RGB interface mode
	tSYNCH	VSYNC/HSYNC hold time	15	-	ns	
DE	tENS	DE setup time	15	-	ns	
	tENH	DE hold time	15	-	ns	
D[17:0]	tPOS	Data setup time	15	-	ns	
	tPDH	Data hold time	15	-	ns	
DOTCLK	PWDH	DOTCLK high-level pulse period	15	-	ns	
	PWDL	DOTCLK low-level pulse period	15	-	ns	
	tCYCD	DOTCLK cycle time	100	-	ns	
	trgbr, trgbf	DOTCLK, HSYNC, VSYNC rise/fall time	-	15	ns	


## 7.6 CTP Timing characteristics

### 7.6.1 Serial Interface


#### I<sup>2</sup>C



I<sup>2</sup>C Serial Data Transfer Format



I<sup>2</sup>C master write, slave read



I<sup>2</sup>C master read, slave write


#### Mnemonics Description

Mnemonics	Description
S	I2C Start or I2C Restart
A[6:0]	Slave address A[6:0]: address bits are identical to those of I2CADDR [7:1] register.
R/ W	'1' for read, '0' for write
A(N)	ACK(NACK)
P	STOP: the indication of the end of a packet (if this bit is missing, S will indicate the end of the current packet and the beginning of the next packet)


#### I<sup>2</sup>C Timing Characteristics

Parameter	Unit	Min	Max
SCL frequency	KHz	0	400
Bus free time between a STOP and START condition	us	4.7	\
Hold time (repeated) START condition	us	4.0	\
Data setup time	ns	250	\
Setup time for a repeated START condition	us	4.7	\
Setup Time for STOP condition	us	4.0	\


## 7.6.2 POWER NO /Reset/Wake Sequence



Reset time must be enough to guarantee reliable reset, the time of starting to report point after resetting approach to the time of starting to report point after powering on.



## 8. Backlight Characteristics




Item	Symbol	MIN	TYP	MAX	UNIT	Test Condition
Supply Voltage	V <sub>f</sub>	2.8	3.0	3.3	V	I <sub>f</sub> =60mA
Supply Current	I <sub>f</sub>	--	60	--	mA	--
Luminous Intensity for LCM	--	-	255	--	Cd/m <sup>2</sup>	I <sub>f</sub> =60mA
Uniformity for LCM	--	80	--	--	%	I <sub>f</sub> =60mA
Life Time	--	20000	--	--	Hr	I <sub>f</sub> =60mA
Backlight Color	White					

## 9. Optical Characteristics


Item	Conditions	Min.	Typ.	Max.	Unit	Note	
Viewing Angle (CR>10)	Horizontal	$\theta_L$	60	70	-	degree	(1),(2),(6)
		$\theta_R$	60	70	-		
	Vertical	$\theta_T$	65	75	-		
		$\theta_B$	50	60	-		
Contrast Ratio	Center	400	500	-	-	(1),(3),(6)	
Response Time	Rising	-	3	6	ms	(1),(4),(6)	
	Falling	-	7	14			
CF Color Chromaticity (CIE1931)	Red x	Typ. -0.05	-	Typ. +0.05	-	(1), (6)	
	Red y		-		-		
	Green x		-		-		
	Green y		-		-		
	Blue x		-		-		
	Blue y		-		-		
	White x		0.290		-		
	White y		0.318		-		

Note (1) Measurement Setup: The LCD module should be stabilized at given temp. 25°C for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 15 minutes in a windless room.





Note (2) Definition of Viewing Angle




Note (3) Definition Of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression

$$\text{Contrast Ratio (CR)} = L63 / L0$$

L63: Luminance of gray level 63, L0: Luminance of gray level 0

Note (4) Definition of response time



Note (5) Definition of Transmittance (Module is without signal input)

$$\text{Transmittance} = \text{Center Luminance of LCD} / \text{Center Luminance of Back Light} \times 100\%$$

Note (6) Definition of color chromaticity (CIE1931)

Color coordinates measured at the center point of LCD

## 10. Reliability Test Conditions and Methods


No change on display and in operation under the following test condition.

Condition: Unless otherwise specified, tests will be conducted under the following condition.

Temperature:  $20 \pm 5^\circ\text{C}$

Humidity:  $65 \pm 5\% \text{RH}$

Tests will be not conducted under functioning state.

No.	Parameter	Condition	Notes
1	High Operating Temperature	$70^\circ\text{C} \pm 2^\circ\text{C}$ , 48hrs (Operation state)	--
2	Low Operating Temperature	$-20^\circ\text{C} \pm 2^\circ\text{C}$ , 48hrs (Operation state)	--
3	High Temperature Storage	$80^\circ\text{C} \pm 2^\circ\text{C}$ , 48hrs	--
4	Low Temperature Storage	$-30^\circ\text{C} \pm 2^\circ\text{C}$ , 48hrs	--
5	High Temperature and High Humidity Operation Test	$60^\circ\text{C} \pm 2^\circ\text{C}$ , 90%, 48hrs	--
6	Vibration Test	Total fixed amplitude: 1.5mm Vibration Frequency: 10~55Hz One cycle 60 seconds to 3 direction of X, Y, Z each 15 minutes.	--
7.	Drop Test	<p>To be measured after dropping from 60cm high on the concrete surface in packing state.</p>  <p><i>Dropping method corner dropping</i> A corner: once</p> <p><i>Edge dropping</i> B, C, D edge: once</p> <p><i>Face dropping</i> E, F, G face: once</p>	--

- Notes:
1. No dew condensation to be observed.
  2. The function test shall be conducted after 4 hours storage at the normal temperature and humidity after removed from the test chamber.
  3. Vibration test will be conducted to the product itself without putting I in a container.

## 11. Inspection Standard

### 11.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature: 25±5°C

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance: 30-50cm



### 11.1.2 Definition



Zone A: Effective Viewing Area (Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A + Zone B) which cannot be seen after assembly by customer.)

Note:

As a general rule, visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

### 11.1.3 Sampling Plan

According to GB/T 2828-2003; normal inspection, Class II

AQL:




Major defect	Minor defect
0.65	1.5


LCD: Liquid Crystal Display, TP: Touch Panel, LCM: Liquid Crystal Module

No	Items to be inspected	Criteria	Classification of defects
1	Functional defects	1) No display, Open or miss line 2) Display abnormally, Short 3) Backlight no lighting, abnormal lighting. 4) TP no function	Major
2	Missing	Missing component	
3	Outline dimension	Overall outline dimension beyond the drawing is not allowed	

4	Color tone	Color unevenness, refer to limited sample	Minor
5	Soldering appearance	Good soldering, Peeling off is not allowed.	
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.	

### 11.1.4 Criteria (Visual)

Number	Items	Criteria(mm)						
1.0 LCD Crack / Broken  NOTE: X: Length Y: Width Z: Height L: Length of ITO, T: Height of LCD	(1) The edge of LCD broken	 <table border="1" style="margin-top: 10px;"> <tr> <td style="text-align: center;">X</td> <td style="text-align: center;">Y</td> <td style="text-align: center;">Z</td> </tr> <tr> <td style="text-align: center;"><math>\leq 3.0\text{mm}</math></td> <td style="text-align: center;">&lt;Inner border line of the seal</td> <td style="text-align: center;"><math>\leq T</math></td> </tr> </table>	X	Y	Z	$\leq 3.0\text{mm}$	<Inner border line of the seal	$\leq T$
	X	Y	Z					
	$\leq 3.0\text{mm}$	<Inner border line of the seal	$\leq T$					
(2) LCD corner broken	 <table border="1" style="margin-top: 10px;"> <tr> <td style="text-align: center;">X</td> <td style="text-align: center;">Y</td> <td style="text-align: center;">Z</td> </tr> <tr> <td style="text-align: center;"><math>\leq 3.0\text{mm}</math></td> <td style="text-align: center;"><math>\leq L</math></td> <td style="text-align: center;"><math>\leq T</math></td> </tr> </table>	X	Y	Z	$\leq 3.0\text{mm}$	$\leq L$	$\leq T$	
X	Y	Z						
$\leq 3.0\text{mm}$	$\leq L$	$\leq T$						
(3) LCD crack	 <p style="text-align: center;">Crack Not allowed</p>							

Number	Items	Criteria (mm)																												
2.0	Spot defect  $\Phi = (X+Y)/2$	① light dot (LCD/TP/Polarizer black/white spot , light dot, pinhole, dent, stain) <table border="1"> <thead> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.10</math></td> <td colspan="3">Ignore</td> </tr> <tr> <td><math>0.10 &lt; \Phi \leq 0.15</math></td> <td colspan="3">3( distance <math>\geq 10\text{mm}</math>)</td> </tr> <tr> <td><math>0.15 &lt; \Phi \leq 0.2</math></td> <td colspan="3">1</td> </tr> <tr> <td><math>0.2 &lt; \Phi</math></td> <td colspan="3">0</td> </tr> </tbody> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.10$	Ignore			$0.10 < \Phi \leq 0.15$	3( distance $\geq 10\text{mm}$ )			$0.15 < \Phi \leq 0.2$	1			$0.2 < \Phi$	0							
		Zone Size (mm)		Acceptable Qty																										
			A	B	C																									
$\Phi \leq 0.10$	Ignore																													
$0.10 < \Phi \leq 0.15$	3( distance $\geq 10\text{mm}$ )																													
$0.15 < \Phi \leq 0.2$	1																													
$0.2 < \Phi$	0																													
② Dim spot (LCD/TP/Polarizer dim dot, light leakage, dark spot) <table border="1"> <thead> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.1</math></td> <td colspan="3">Ignore</td> </tr> <tr> <td><math>0.1 &lt; \Phi \leq 0.2</math></td> <td colspan="3">2( distance <math>\geq 10\text{mm}</math>)</td> </tr> <tr> <td><math>0.2 &lt; \Phi \leq 0.3</math></td> <td colspan="3">1</td> </tr> <tr> <td><math>\Phi &gt; 0.3</math></td> <td colspan="3">0</td> </tr> </tbody> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.1$	Ignore			$0.1 < \Phi \leq 0.2$	2( distance $\geq 10\text{mm}$ )			$0.2 < \Phi \leq 0.3$	1			$\Phi > 0.3$	0									
Zone Size (mm)		Acceptable Qty																												
	A	B	C																											
$\Phi \leq 0.1$	Ignore																													
$0.1 < \Phi \leq 0.2$	2( distance $\geq 10\text{mm}$ )																													
$0.2 < \Phi \leq 0.3$	1																													
$\Phi > 0.3$	0																													
③ Polarizer accidented spot <table border="1"> <thead> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.2</math></td> <td colspan="3">Ignore</td> </tr> <tr> <td><math>0.2 &lt; \Phi \leq 0.5</math></td> <td colspan="3">2( distance <math>\geq 10\text{mm}</math>)</td> </tr> <tr> <td><math>\Phi &gt; 0.5</math></td> <td colspan="3">0</td> </tr> </tbody> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.2$	Ignore			$0.2 < \Phi \leq 0.5$	2( distance $\geq 10\text{mm}$ )			$\Phi > 0.5$	0													
Zone Size (mm)		Acceptable Qty																												
	A	B	C																											
$\Phi \leq 0.2$	Ignore																													
$0.2 < \Phi \leq 0.5$	2( distance $\geq 10\text{mm}$ )																													
$\Phi > 0.5$	0																													
	Line defect (LCD/TP /Polarizer black/white line, scratch, stain) <table border="1"> <thead> <tr> <th rowspan="2">Width(mm)</th> <th rowspan="2">Length(m m)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>\Phi \leq 0.03</math></td> <td>Ignore</td> <td colspan="3">Ignore</td> </tr> <tr> <td><math>0.03 &lt; W \leq 0.05</math></td> <td><math>L \leq 3.0</math></td> <td colspan="3"><math>N \leq 2</math></td> </tr> <tr> <td><math>0.05 &lt; W \leq 0.08</math></td> <td><math>L \leq 2.0</math></td> <td colspan="3"><math>N \leq 2</math></td> </tr> <tr> <td><math>0.08 &lt; W</math></td> <td colspan="4">Define as spot defect</td> </tr> </tbody> </table>	Width(mm)	Length(m m)	Acceptable Qty			A	B	C	$\Phi \leq 0.03$	Ignore	Ignore			$0.03 < W \leq 0.05$	$L \leq 3.0$	$N \leq 2$			$0.05 < W \leq 0.08$	$L \leq 2.0$	$N \leq 2$			$0.08 < W$	Define as spot defect				
Width(mm)	Length(m m)			Acceptable Qty																										
		A	B	C																										
$\Phi \leq 0.03$	Ignore	Ignore																												
$0.03 < W \leq 0.05$	$L \leq 3.0$	$N \leq 2$																												
$0.05 < W \leq 0.08$	$L \leq 2.0$	$N \leq 2$																												
$0.08 < W$	Define as spot defect																													

3.0	Polarizer Bubble	<table border="1"> <tr> <th rowspan="2">Zone Size (mm)</th> <th colspan="3">Acceptable Qty</th> </tr> <tr> <th>A</th> <th>B</th> <th>C</th> </tr> <tr> <td><math>\Phi \leq 0.2</math></td> <td colspan="3">Ignore</td> </tr> <tr> <td><math>0.2 &lt; \Phi \leq 0.4</math></td> <td colspan="3">2(distance <math>\geq 10</math>mm)</td> </tr> <tr> <td><math>0.4 &lt; \Phi \leq 0.6</math></td> <td colspan="3">1</td> </tr> <tr> <td><math>0.6 &lt; \Phi</math></td> <td colspan="3">0</td> </tr> </table>	Zone Size (mm)	Acceptable Qty			A	B	C	$\Phi \leq 0.2$	Ignore			$0.2 < \Phi \leq 0.4$	2(distance $\geq 10$ mm)			$0.4 < \Phi \leq 0.6$	1			$0.6 < \Phi$	0		
		Zone Size (mm)		Acceptable Qty																					
			A	B	C																				
		$\Phi \leq 0.2$	Ignore																						
		$0.2 < \Phi \leq 0.4$	2(distance $\geq 10$ mm)																						
$0.4 < \Phi \leq 0.6$	1																								
$0.6 < \Phi$	0																								
4.0	SMT	According to IPC-A-610C class II standard. Function defect and missing part are major defect, the others are minor defect.																							

## 12. Handling Precautions

### 12.1 Mounting method

The LCD panel of AMSON TFT module consists of two thin glass plates with polarizers which easily be damaged. And since the module is so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

### 12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent

[Recommended below] and wipe lightly

- Isopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns

Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (Cl) , Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happens by miss-handling or using some materials such as Chlorine (Cl), Sulfur (S) from customer, Responsibility is on customer.

### 12.3 Caution against static charge

The LCD module uses C-MOS LSI drivers, so we recommend that you:

Connect any unused input terminal to VDD or GND, do not input any signals before power is turned on, and ground your body, work/assembly areas, and assembly equipment to protect against static electricity.

### 12.4 packing

- Module employs LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

### 12.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage than the limit causes the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature than the operating temperature range and on the other hand at higher temperature LCD's show dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- Slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.

Usage under the maximum operating temperature, 50%Rh or less is required.

## 12.6 storing

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.  
[It is recommended to store them as they have been contained in the inner container at the time of delivery from us.]

## 12.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water.

## 13. Precaution for Use

### 13.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

### 13.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification.
- When a new problem is arisen this is not specified in this specification.
- When an inspection specifications change or operating condition change in customer is reported to AMSON TFT and some problem is arisen in this specification due to the change.
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

## 14. Packing Method

TBD