Version: A

2023-10-30

Specification for Approval

Customer:	
Model Name:	

Sı	upplier Approv	Customer approval	
R&D Designed	R&D Approved	QC Approved	
Peter	Peng Jun		

Version: A

2023-10-30

Revision Record

A 2023-10-30 NEW ISSUE	REV NO.	REV DATE	CONTENTS	Note
	Α	2023-10-30	NEW ISSUE	

Version: A

2023-10-30

Table of Contents

List	Description	Page No.
	Cover	1
	Revision Record	2
	Table of Contents	3
1	Scope	4
2	General Information	4
3	External Dimensions	5
4	Interface Description	6
5	Absolute Maximum Ratings	7
6	DC Characteristics	7
7	Timing Characteristics	8
8	Backlight Characteristics	13
9	Optical Characteristics	14
10	Reliability Test Conditions And Methods	16
11	Inspection Standard	17
12	Handling Precautions	21
13	Precaution for Use	22
14	Packing Method	22



Version: A

2023-10-30

1. Scope

This specification defines general provisions as well as inspection standards for TFT module supplied by AMSON electronics.

If the event of unforeseen problem or unspecified items may occur, naturally shall negotiate and agree to solution

2. General Information


Item	Specification	Unit
LCD size	6.90	inch
Display Mode	Normally Black	
Resolution	280(RGB)x1424	Pixel
Pixel pitch	40(H)x3x120(V)	mm
Pixel Arrangement	RGB Vertical Stripe	
Viewing direction	ALL	-
Module outline dimension	38.20(H)*181.47(V)*3.40(D)	mm
LCDAA	33.60(H)*170.88(V)	mm
Colors	16.7M	-
Driver IC	ST7703I	-
Interface	MIPI	
Backlight	White LED	
Operating Temperature	-20℃~+70℃	
Storage Temperature	-30℃~+80℃	
Environmental requirements	ROHS	



Version: A

2023-10-30

3. External Dimensions





Version: A

2023-10-30

Interface D	nterface Description				
Pin No.	Symbol	Description			
1	GND	Power ground			
2	D0P	MIPI-DSI data lane 0 positive input pin			
3	D0N	MIPI-DSI data lane 0 negative input pin			
4	GND	Power ground			
5	D1P	MIPI-DSI data lane 1 positive input pin			
6	D1N	MIPI-DSI data lane 1 negative input pin			
7	GND	Power ground			
8	CLKP	MIPI-DSI data lane positive input pin			
9	CLKN	MIPI-DSI data lane negative input pin			
10	GND	Power ground			
11	D2P	MIPI-DSI data lane 2 positive input pin			
12	D2N	MIPI-DSI data lane 2 negative input pin			
13	GND	Power ground			
14	D3P	MIPI-DSI data lane 3 positive input pin			
15	D3N	MIPI-DSI data lane 3 negative input pin			
16	GND	Power ground			
17	GND	Power ground			
18-19	IOVCC	Power supply for the logic power and I/O circuit			
20-23	NC	NC			
24	RETB	Reset signal (low active)			
25	NC	NC			
26	NC	NC			
27	GND	Power ground			
28-29	K	LED backlight cathode			
30	GND	Power ground			
31	NC	NC			
32-33	GND	Power ground			
34	NC	NC			
35-36	Α	LED backlight anode			
37	GND	Power ground			
38-39	VDD3.3V	Power supply for the analog power			
40	NC	NC			
1	i	·			



Version: A

2023-10-30

5. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Note
Power Supply voltage 1	VCI~GND	-0.3	+6.5	٧	
Power Supply voltage 2	IOVCC~GND	-0.3	+5.5	V	
Logic Input Voltage Range	V _{IN}	-0.3	IOVCC+0.3	V	
Logic Output Voltage Range	Vo	-0.3	IOVCC+0.3	V	

^{*} The absolute maximum rating values of this product are not allowed to be exceeded at any times. Should a module be used with any of the absolute maximum ratings exceeded, the characteristics of the module may not be recovered, or in an extreme case, the module may be permanently destroyed.

6. DC Characteristics

AGND=GND=0V,Ta=25°C

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage for analog circuit	VCI	2.5	2.8	3.3	V
Supply voltage for logic circuit	IOVCC	1.65	1.8	2.0	V
Input voltage 'H' level	V _{IH}	0.7*IOVCC	_	IOVCC	V
Input voltage 'L' level	V _{IL}	GND	_	0.3*IOVCC	V
Output voltage 'H' level	V _{OH}	0.8*IOVCC	_	IOVCC	V
Output voltage 'L' level	V _{OL}	GND	_	0.2*IOVCC	V


Version: A

2023-10-30

7. Timing Characteristics

7.1 LP Mode


Davamatav	Compleal	Conditions	Spec.			11
Parameter	Symbol Conditions Min. Typ. Max. VIHLPCD LP-CD 450 - 1350 VILLPCD LP-CD 0 - 200 VIHLPRX LP-RX(CLK, D0) 880 - 1350 VILLPRX LP-RX(CLK, D0) 0 - 550 VILLPRXULP LP-RX(CLK ULP mode) 0 - 300 VOHLPTX LP-TX(D0) 1.1 - 1.3 VOLLPTX LP-TX(D0) -50 - 50	Unit				
Logic high level input voltage	VIHLPCD	LP-CD	450		1350	mV
Logic low level input voltage	VILLPCD	LP-CD	0	-	200	mV
Logic high level input voltage	VIHLPRX	LP-RX(CLK, D0)	880	-	1350	mV
Logic low level input voltage	VILLPRX	LP-RX(CLK, D0)	0	-	550	mV
Logic low level input voltage	VILLPRXULP	LP-RX(CLK ULP mode)	0	-	300	mV
Logic high level output voltage	VOHLPTX	LP-TX(D0)	1.1	-	1.3	V
Logic low level output voltage	VOLLPTX	LP-TX(D0)	-50	-	50	mV
Logic high level input current	VIH	LP-CD, LP-RX	-	-	10	uA
Logic low level input current	VIL	LP-CD, LP-RX	-10	-	-	uA
Input pulse rejection	SGD	DSI-CLK+/-, DSI-D0+/1	-	-	300	Vps



Input glitch rejections of low-power receivers

7.2 High Speed Mode


Douguestan	Comphal	Conditions		Spec.		I Imit
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input common mode	Vcmclk Vcmdata	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	70		330	mV
Input common mode variation <450 MHZ	Vcmrclkl Vcmrdatal	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-50	-	50	mV
Input common mode variation >450 MHZ	Vcmrclkm Vcmrdatam	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	55 4 0	-	100	mV
Low-level differential Input threshold	VTHLCLK VTHLDATA	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-70	-	-	mV
High-level differential Input threshold	VTHHCLK VTHHDATA	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	(18)	-	70	mV
Single ended input low voltage	VILHS	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	-40	-		mV
Single ended input high voltage	Vihhs	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	1188	-	460	mV
Differential input termination resistor	RTERM	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	80	100	125	Ω
Single-ended threshold voltage for termination enable	VTERMEN	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	(100)	-	450	mV
Termination capacitor	Степм	DSI_CP/DSI_CN DSI_D0P/DSI_D0P	(14)	-	-	pF




Differential voltage range and Command mode voltage

Version: A


2023-10-30





DSI clock channel timing

Rising and falling time on clock and data channel




Rising and falling time on clock and data channel

(VSSA=0V, IOVCC=1.65V to 3.3V, VCI=2.5V to 3.3V, TA = -30 to 70°C)

Cimnal		0		11-14		
Signal	Item	Symbol	Min.	Typ.	Max.	Unit
DSI CP/	Double UI instantaneous	2xUinst	TBD	161	25	ns
DSI_CP/	UI instantaneous	UINSTA UINSTB	TBD	(2)	12.5	ns
OP/DN	Data to clock setup time	T _{DS}	0.15xUI	V=0	64	ps
JP/DIN	Data to clock hold time	T _{DH}	0.15xUI	1.5	-	ps
OSI_CP/	Differential rise time for clock	TDRTCLK	150	10-10	0.3UI	ps
DSI_CN	Differential fall time for clock	TDFTCLK	150	V=0	0.3UI	ps
OP/DN	Differential rise time for data	T _{DRTDATA}	150) - 2	0.3UI	ps
JP/DIN	Differential fall time for data	T _{DFTDATA}	150	0-8	0.3UI	ps

High Speed Mode Timing Characteristics

7.3 Low Power Mode



Bus Turnaround (BTA) from MPU to display module Timing



Version: A


2023-10-30

(VSSA=0V, IOVCC=1.65V to 2.0V, VCI=2.3V to 3.3V,T_A = -30 to 70°C)

Cianal	lam.	Cumbal		Spec.			
Signal	Item	Symbol	Min.	Тур.	Max.	Unit	
	Length of LP-00/LP01/LP10/LP11 Host→ Display module	TLPXM	50		-	ns	
DSI_D0P/	Length of LP-00/LP01/LP10/LP11 Display module → Host	TLPXD	50	-	-	ns	
DSI_D0P	Time-out before the MPU start driver	T _{TA-SURE}	TLPXD	10,000	2xTLPXD	ns	
	Time to drive LP-00 by display module	T _{TA-GET}	5xTLPXD	10 .5 .3		ns	
	Time to drive LP-00 after turnaround request Host	T _{TAGO}	4xTLPXD	85 2 0	-	ns	


DSI Low Power Mode Characteristics

7.4 DSI Bursts Mode



Signal	Item	Symbol		Unit			
Signai	item	Syllibol	Min.	Тур.	Max.	Offic	
84 (7)	Length of LP-00/LP01/LP10/LP11	TLPX	50	929	- 1	ns	
	Time to Driver LP-00 to prepare for HS transmission	THS-PREPARE	40+4UI		85+6UI	ns	
DSI_D0P/ DSI_D0P	Time to enable data receiver line termination	THS-TERM-EN		82	35+4xUI	ns	
(3073)	Time to drive LP-00 by display module	T _{TA-GET}	5xTLPXD	12	-	ns	
N 58	Time to drive LP-00 after turnaround request Host	T _{TAGO}	4xTLPXD	15.51	-	ns	

DSI Low Power Mode to /from High Speed Mode Timing




Version: A

2023-10-30

Signal	la	Symbol	Spec.			Harit
	Item		Min.	Тур.	Max.	Unit
DSI_D0P/ DSI_D0P	Time-Out at Display Module to Ignore Transition Period of EoT	THS-SKIP	40	10 3 10 10 10 10 10 10 10 10 10 10 10 10 10	55+4xUI	ns
	Time to Driver LP-11 after HS Burst	THS-EXIT	100	-	- 1	ns

DSI Low Power Mode to High Speed Mode Timing




Cinnal	lt-m-	Cumbal		Unit			
Signal	Item	Symbol	Min.	Тур.	Max.	Offic	
	Time that the MCU shall continue sending HS clock after the last associated Data Lane has transitioned to LP mode	Tclk-post	60+52xUI		*	ns	
	Time to drive HS differential state after last payload clock bit of a HS transmission burst	TCLK-TRAIL	60	-	-	ns	
İ	Time to drive LP-11 after HS burst	THS-EXIT	100	-	¥	ns	
DSI_CP/ DSI_CN	Time to drive LP-00 to prepare for HS transmission		38	(-)	95	ns	
DSI_CN	Time-out at Clock Lane Display Module to enable HS Termination	TCLK-TERM-EN	-	-	38	ns	
	Minimum lead HS-0 drive period before starting Clock	TCLK-PREPARE + TCLK-ZERO	300	-	20	ns	
	Time that the HS clock shall be driven prior to any associated data Lane beginning the transition from LP to HS mode		8xUI				

Clock Lanes High Speed Mode to /from Low Power Mode Timing

Version: A

2023-10-30

7.5 Reset Timing




Cumbal	Devemeter	Related	Spec.			Note	I I m i A	
Symbol	Parameter	Pins	Min.	Тур.	Max.	Note	Unit	
tRESW	Reset low pulse width(1)	NRESET	10	-	7-1	-	μs	
+DECT			15	-	-	When reset applied during SLPIN mode	ms	
tREST	Reset complete time ⁽²⁾	-	120	-	-	When reset applied during SLPOUT mode	ms	

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tREST) within 5 ms after a rising edge of NRESET.
- 2. Spike due to an electrostatic discharge on NRESET line does not cause irregular system reset according to the table below:

NRESET Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out mode. The display remains the blank state in Sleep In mode.) and then return to Default condition for Hardware Reset.
- 4. Spike Rejection also applies during a valid reset pulse as shown below:



5. It is necessary to wait 15msec after releasing NRESET before sending commands. Also Sleep Out command cannot be sent for 120msec.



Version: A

2023-10-30

8. Backlight Characteristic

Ta=25°C

Item	Symbol	Min	Тур	Max	Unit	Condition
For ward voltage	Vf	-	22.2	-	V	
Luminance	LV	280	350	-	cd/m²	If=30 mA
Number of LED	-	8 X 1		Piece	-	
Connection mode	S/P	8 Serial / 1 Parallel			-	-

Using condition: constant current driving method If = 1×30 mA(+/-10%)




Version: A

2023-10-30

9. Optical Characteristics


Item	4140101		nbol	Condition	Min	Тур	Max	Unit	Note
Transmitta (w/o polari		Т%			3.6	4.1	-	%	(5)
Contrast r	atio	(Cr	θ=0°	900	1200	-	-	(3)
Response	time	Ton -	+ Toff	Ta=25°C	-	25	35	ms	(4)
Surface Lum	inance	L	.V		280	350	-	cd/m²	(2)
			ΘR		80	85	-	deg	
\/ioving angle	rongo	Hor	ΘL	Center CR>10	80	85	-	deg	(1)
Viewing angle	erange	Ver	Θτ		80	85	-	deg	(2) (6)
			Θв		80	85	-	deg	
			x			TBD		-	
	Red	,	y			TBD		-	
	Croon	,	X	Viewing		TBD		-	
CIE(x,y)	Green	,	y	normal angle	0.05	TBD	.0.05	-	(1)
chromaticity	Dive	,	х	Θx=θy=0°	-0.05	TBD	+0.05	-	(6)
Blue		,	y	Ta=25°C		TBD		-	
	\//b:+a	,	х			0.301		-	
	White	,	у			0.329		-	

Note (1) Measurement Setup: The LCD module should be stabilized at given temp. 25°C for 15 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting backlight for 15 minutes in a windless room.



Version: A

2023-10-30




Note (3) Definition of Contrast Ratio (CR)

The contrast ratio can be calculated by the following expression Contrast Ratio (CR) = L63 / L0

L63: Luminance of gray level 63, L0: Luminance of gray level 0

Note (4) Definition of response time



Note (5) Definition of Transmittance (Module is without signal input)

Transmittance = Center Luminance of LCD / Center Luminance of Back Light x 100%

Note (6) Definition of color chromaticity (CIE1931)

Color coordinates measured at the center point of LCD



Version: A

2023-10-30

10. Reliability Test Conditions and Methods

Reliability test conditions (Polarizer characteristics null)

No.	Items	Condition	Inspection after test
1	High Temperature Storage	T = 80°Cfor 48 hr	
2	Low Temperature Storage	T = -30°Cfor 48 hr	
3	High Temperature Operating	T = 70°Cfor 48 hr	
4	Low Temperature Operating	T = -20°Cfor 48 hr (But no condensation of dew)	Inspection after 4 hours storage at room
5	High Temp. and High Humidity Storage	T =60°C/90% for 48 hr (But no condensation dew)	temperature, the sample shall be free from defects: 1.Air bubble in the LCD 2.Sealleak;
6	Thermal Shock	-20±2°C~25~70±2°C×10cycles (30min.) (5min.) (30min.)	3.Non-display; 4.missing segments;
7	Dropping test (non-operation)	Drop to the ground from 76cm height, one time, every side of carton. (Packing condition)	5.Glass crack; 6.Current ldd is twice higher than initial value.
8	Packing Vibration (non-operation)	Frequency: 10Hz~55Hz~10Hz Amplitude: 1.0mm, X, Y, Z direction for total 3hours (Packing condition)	
9	ESD	Voltage:±6KV R: 330Ω C: 150pF Air discharge, 10time	

Note:

- (1)The test samples should be applied to only one test item.
- (2) Sample size for each test item is 5~10pcs.
- (3)In case of malfunction defect caused by ESD damage, if it would be recovered to normal state after resetting, it would be judge as a good part.
 - Using ionizer(an antistatic blower) is recommended at working area in order to reduce electro-static voltage.
 - When removing protection film from LCM panel, peel off the tag slowly (recommended more than one second) while blowing with ionizer toward the peeling face to minimize ESD which may damage electrical circuit.
- (4) Please use automatic switch testing mode when test operating mode.

Version: A

2023-10-30

11. Inspection Standard

This specification is made to be used as the standard acceptance/rejection criteria for Normal LCM Product.


1 Sample plan

Sampling plan according to GB/T2828.1-2003/ISO 2859-1: 1999 and ANSI/ASQC Z1.4-1993,normal level 2 and based on:

Major defect: AQL 0.65 Minor defect: AQL 1.0

2. Inspection condition

Viewing distance for cosmetic inspection is about 30cm with bare eyes, and under an environment of $20\sim40W$ light intensity, all directions for inspecting the sample should be within 45° against perpendicular line. (Normal temperature $20\sim25^{\circ}C$ and normal humidity $60\pm15\%RH$). 3. Definition of inspection zone in LCD.



Zone A: character/Digit area

Zone B: viewing area except Zone A (Zone A + Zone B=minimum Viewing area)

Zone C: Outside viewing area (invisible area after assembly in customer's product)

Fig.1 Inspection zones in an LCD.

Note: As a general rule, visual defects in Zone C are permissible, when it is no trouble for quality and assembly of customer's product.

4. Standards of inspection items

4.1 Major Defect

Item No	Items to be inspected	Inspection Standard	Classification of defects
		1.No display	
	A 11	2.Display abnormally	
4.1.1	All functional	3.Missing vertical, horizontal segment	
	defects		
		5. Back-light no lighting, flickering and abnormal lighting.	Major
4.1.2	Missing	Missing component	
4.1.3	Outline dimension	Overall outline dimension beyond the drawing is not allowed.	



Version: A

2023-10-30

4.1.4 linearity No more than 1.5%

4.2 Cosmetic Defect

Item No	Items to be inspected		spection S	andard		Classification of defects
	Clear Spots	For dark/white speas $\Phi = \frac{(x + y)/2}{4}$	ot, sizeФis	defined	Ç Îy	
	Black and white Spot defect	1 Zone	A	Qty		
	Pinhole, Foreign	Size(mm)	Α	В	С	Minor
	Particle,	Ф≤0.15	Ign	ore		
	polarizer Dirt	0.15<Φ≤0.20	:	2	- Ignore	
		0.20<Φ≤0.30	()	Ignore	
		Ф>0.30)		
		2				
		Zone	Acceptable Qty		Qty	
4.2.1		Size(mm)	Α	В	С	
7.2.1	Clear Spots TP Dirt	Ф≤0.15	Ignore			Minor
		0.15<Φ≤0.20	2		- Ignore	
		0.20<Φ≤0.30	()	ignore	
		Ф>0.30		ס		
		3				
		Zone	А	cceptable	Qty	
	Dim Spots Circle shaped and dim edged defects	Size(mm)	Α	В	С	
		Ф≤0.2	Ign	ore		Minor
		0.20<Φ≤0.40		2	lanoro	
		0.40<Φ≤0.60)	Ignore	
		Ф>0.60)		



Version: A

2023-10-30

Item No	Items to be inspected		Inspection Standard				
		Siz	ze(mm)	Accept	able Qty		
	Line defect	I (I on ath)	\\/\\/idth\	Z	one		
	Black line, White line,	L(Length)	W(Width)	АВ	С		
	Foreign	Ignore	W≤0.05	Ignore		Minor	
	material on	L ≤5.0	0.05 <w≤0.08< td=""><td>2</td><td>Ignore</td><td></td></w≤0.08<>	2	Ignore		
	polarizer		W>0.08	0	- 19.10.0		
4.2.2		The line can operating co	 be seen after mo ndition:	bile phon	e in the		
	F	Siz	ze(mm)	Accept	able Qty		
	Foreign material	L(Length)	W(Width)	Z	ne		
	on TD files	vv(vviatri)	A B	С	Minor		
	TP film	Ignore	W≤0.05	Ignore	_		
		L ≤5.0	0.05 <w≤0.08< td=""><td>3</td><td>Ignore</td><td></td></w≤0.08<>	3	Ignore		
		If the coratel	W>0.08	r mobile phone			
		cover assen judge by the can be seen	nbling or in the ope line defect of 4.2. only in non-opera al angle, judge by	erating co .2. If the sating cond	ndition, cratch lition or		
	Dim line defect	Siz	ze(mm)	Accept	able Qty		
4.2.3	Polarizer	L(Length)	W(Width)	Zone		Minor	
	scratch TP	L(Longin)	vv(vviatri)	A B	С		
	film scratch	Ignore	W≤0.03	Ignore			
		5.0< L≤10.0	0.03 <w≤0.05< td=""><td>2</td><td>Ignore</td><td></td></w≤0.05<>	2	Ignore		
		L≤5.0	0.05 <w≤0.08< td=""><td>1</td><td>]</td><td></td></w≤0.08<>	1]		
			W>0.08	0			
		Air bubbles	between glass & p	oolarizer			
			Zone	Accept	able Qty		
4.2.4	Polarize Air	Size(mm)		A B	С	Minor	
	bubble	Ф≤0.20		Ignore		14111101	
		0.20<Φ≤0.3	3	2	Ignore		
	Φ>0.30		0				



Version: A

2023-10-30

Item No	Items to be		Inspection Stand	dard	Classification of defects
No	inspected	Chips on th	Y(mm) ≤3.0 htact pad length ne corner of term	Z(mm) Disregard inal shall not be O pad or expose	of defects
		perimeter se B:TP Glass of X(mm)			
		≤3.0	Y(mm) ≤3.0	Z(mm) Disregard	
4.35	Glass defect	(ii)Usual surf A:LCD Glass	Minor		
		X(mm)	Y(mm)	Z(mm)	
		≤3.0	<pre><inner border="" line="" of="" pre="" seal<="" the=""></inner></pre>	Disregard	
		B:TP Glass o	B:TP Glass defect		
		X(mm)	Y(mm)	Z(mm)	
		≤6.0	<2.0	Disregard	
		(iii) Crack Cracks tend			



Version: A

2023-10-30

12. Handling Precautions

12.1 Mounting method

The LCD panel of AMSON TFT module consists of two thin glass plates with polarizes which easily be damaged. And since the module in so constructed as to be fixed by utilizing fitting holes in the printed circuit board.

Extreme care should be needed when handling the LCD modules.

12.2 Caution of LCD handling and cleaning

When cleaning the display surface, Use soft cloth with solvent

[Recommended below] and wipe lightly

- Isopropyl alcohol
- Ethyl alcohol

Do not wipe the display surface with dry or hard materials that will damage the polarizer surface.

Do not use the following solvent:

- Water
- Aromatics

Do not wipe ITO pad area with the dry or hard materials that will damage the ITO patterns Do not use the following solvent on the pad or prevent it from being contaminated:

- Soldering flux
- Chlorine (CI) , Sulfur (S)

If goods were sent without being silicon coated on the pad, ITO patterns could be damaged due to the corrosion as time goes on.

If ITO corrosion happen by miss-handling or using some materials such as Chlorine (CI), Sulfur (S) from customer, Responsibility is on customer.

12.3 Caution against static charge

The LCD module use C-MOS LSI drivers, so we recommended that you:

Connect any unused input terminal to power or ground, do not input any signals before power is turned on, and ground your body, work/assembly areas, and assembly equipment to protect against static electricity.

12.4 packing

- Module employs LCD elements and must be treated as such.
- Avoid intense shock and falls from a height.
- To prevent modules from degradation, do not operate or store them exposed direct to sunshine or high temperature/humidity

12.5 Caution for operation

- It is an indispensable condition to drive LCD's within the specified voltage limit since the higher voltage then the limit cause the shorter LCD life.
- An electrochemical reaction due to direct current causes LCD's undesirable deterioration, so that the use of direct current drive should be avoided.
- Response time will be extremely delayed at lower temperature then the operating temperature range and on the other hand at higher temperature LCD's how dark color in them. However those phenomena do not mean malfunction or out of order with LCD's, which will come back in the specified operation temperature.
- If the display area is pushed hard during operation, some font will be abnormally displayed but it resumes normal condition after turning off once.
- Slight dew depositing on terminals is a cause for electro-chemical reaction resulting in terminal open circuit.



Version: A

2023-10-30

Usage under the maximum operating temperature, 50%Rh or less is required.

12.6 storing

In the case of storing for a long period of time for instance, for years for the purpose or replacement use, the following ways are recommended.

- Storage in a polyethylene bag with the opening sealed so as not to enter fresh air outside in it. And with no desiccant.
- Placing in a dark place where neither exposure to direct sunlight nor light's keeping the storage temperature range.
- Storing with no touch on polarizer surface by the anything else.
 [It is recommended to store them as they have been contained in the inner container at the time of delivery from us

12.7 Safety

- It is recommendable to crash damaged or unnecessary LCD's into pieces and wash off liquid crystal by either of solvents such as acetone and ethanol, which should be burned up later.
- When any liquid leaked out of a damaged glass cell comes in contact with your hands, please wash it off well with soap and water

13. Precaution for Use

13.1

A limit sample should be provided by the both parties on an occasion when the both parties agreed its necessity. Judgment by a limit sample shall take effect after the limit sample has been established and confirmed by the both parties.

13.2

On the following occasions, the handing of problem should be decided through discussion and agreement between responsible of the both parties.

- When a question is arisen in this specification.
- When a new problem is arisen which is not specified in this specifications?
- When an inspection specifications change or operating condition change in customer is reported to AMSON TFT and some problem is arisen in this specification due to the change.
- When a new problem is arisen at the customer's operating set for sample evaluation in the customer site.

14. Packing Method TBD.